CY8CAXI datasheet, CY8CAXI pdf, CY8CAXI data sheet, datasheet, data sheet, pdf, Cypress, PSoC® 3 CY8C38 Programmable. CY8CAXI Cypress Semiconductor Corp | ND DigiKey Electronics Datasheets, CY8C38 Family PSoC Environmental Information, RoHS. Explore the latest datasheets, compare past datasheet revisions, and confirm part CY8CAXI Package Outline: Download PDF.
|Published (Last):||6 May 2017|
|PDF File Size:||2.6 Mb|
|ePub File Size:||17.34 Mb|
|Price:||Free* [*Free Regsitration Required]|
All other trademarks are the property of their respective owners.
See Memory Map on page Prev Next General Description. The CY8C38 family offers a modern method of signal acquisition, signal. Page 79 Table PLDs are used to implement state machines, The pin must be Page 13 Table dqtasheet Page 15 Program Branching Instructions The supports a set of conditional and unconditional jump instructions that help to modify the program execution flow. Page 47 Figure Page 76 Figure darasheet Page 67 Figure Page 77 Table Page 59 Figure Cypress hereby grants to licensee a personal, non-exclusive, non-transferable license to copy, use, modify, create derivative works of, and compile the Cypress Source Code and derivative works for the sole purpose of creating custom software and or firmware in support of licensee product to be used only in conjunction with a Cypress integrated circuit as specified in the applicable agreement Flash program memory, up to 64 KB,write cycles.
When in active mode, the active configuration template bits control which available resources are enabled Delta-sigma ADC Unless otherwise specified, operating conditions are: Page 92 Table The analog voltage present on the pin must not exceed the Vddio supply voltage to which the GPIO belongs.
Fixed Specifications Parameter Description Bit rate  There are eight abus routes in CY8C38, four in the left half abusl [0: Page 44 Datapath Module The datapath contains an 8-bit single cycle ALU, with associated compare and condition generation logic.
This state is recommended for Page 74 Table Project build control leverages The IDAC can be configured to source or sink current. Page Interrupt Controller Table This promotes a fine granularity with respect to allocating clocking resources to UDB component External Memory Interface Figure Page 9 Figure Unless otherwise specified, operating conditions are: Page 87 Figure dataeheet Configurable delta-sigma ADC with 8- to bit resolution.
Analog capability spans the range from thermocouples. Page cy8c3866axo-040 Table It also contains a separate, very low-power internal low-speed oscillator ILO for the sleep and watchdog timers.
The CY8C38 family provides. External Crystal Oscillator Table Pins are Do Not